Abstract-This paper addresses the behavioral modeling of digital drivers for Signal and Power Integrity co-simulations. State-of-the-art two-piece model representations are combined with a compact description of the device static characteristics. The latter are considered as multivariate mappings that are functions of the device electrical variables, and of additional parameters defining process corners and device settings. Overall model complexity is reduced through a compressed tensor representation obtained via a high-order singular value decomposition. Several application examples demonstrate the feasibility and the advantages of the proposed approach.
I. INTRODUCTION
The robust design of high-performance electronic devices requires the assessment of system performance since early design phases. Such an assessment is mainly achieved via system-level numerical simulations, in order to accurately predict the transient evolution of the analog waveforms at signal and power pins, thus enabling verification of design constraints and, if necessary, design optimization. In this framework, the availability of efficient numerical models describing the external behavior of digital integrated circuits (ICs) plays a key role, thus becoming a primary target for designers.
Detailed models of real transceivers based on transistorlevel descriptions cannot be effectively used in a system-level simulation environment. On one hand, these models are overly complex and hardly portable. Moreover, they are seldom available, since they disclose information on the internal structure and technology of devices that represent confidential proprietary information of IC suppliers. Most of the above limitations can be overcome by resorting to behavioral or surrogate models. Such models try to mimic the electrical behavior of devices, as can be observed from "external" ports, often providing an excellent compromise between complexity and accuracy. Different approaches are currently in use for generating behavioral models, that can be simulated in any electronic design automation tool [1] , [2] , [3] .
Most state-of-the-art approaches share the common limitation of using custom solutions for modeling both the static and the dynamic characteristics of devices, with an unavoidable impact on accuracy, and expecially compactness and efficiency. This problem is even more relevant when the Fig. 1 . Schematic illustration of a multi-pin driver effects of different Process-Voltage-Temperature (PVT) operating conditions and device settings are considered. This paper proposes a framework based on high-order singular value decompositions, that is able to compress the large amount of information that is required to describe the multivariate driver characteristics, without any impact on model portability and implementation.
II. PROBLEM STATEMENT AND MODEL STRUCTURE
We consider a general transceiver topology, depicted in Fig. 1 for the particular case of a high-speed driver. The structure interacts with its environment through a set of output ports (henceforth labeled with subscript p ), and a set of supply ports (subscript s ). For instance, a single-ended driver characterized by a single power domain will have a single output port with variables (v p1 , i p1 ) and a single supply port with variables (v s1 , i s1 ). A differential driver will instead be characterized by a pair of output ports, with two port voltages collected as components of vector v p , and corresponding port currents in vector i p . A similar generalization holds for structures with multiple power domains.
In this work, we adopt the well-established two-piece model representation, which has been documented in [1] , [2] , [3] to be appropriate for the behavioral representation of highspeed drivers. Denoting with i μ (t) any output port current, we consider the following representation (1) where superscript ν = {H, L} labels submodels that characterize the device in fixed high (H) or low (L) logic state. Each of these submodels is further split as
where The model representation (1) can also be used for the description of the power supply currents (such as the current i s1 in the scheme of Fig. 1 ), possibly with an additional term accounting for the current absorbed by previous driver stages. The readers are referred to [2] and references therein for additional details.
III. STATIC CHARACTERIZATION AND MODELING VIA TENSOR COMPRESSION
Any of the static maps F ν μ in (2) can be described in abstract notation as a multivariate map
where the input vector x = (x 1 , . . . , x N ) T collects all port (output and supply) voltages, as well as additional parameters. An accurate behavioral macromodel should capture the variation of the output variables y with respect to all components x n . To this end, standard characterization approaches perform a set of DC simulations, by computing the static response of the device by fixing each of the independent variables x n = X jn with j n = 1, . . . , J n and n = 1, . . . , N. The result is a multidimensional tensor Y with elements
with N being the order, and J n being the dimension (number of components) along the n-th mode or direction. The complexity of the resulting dataset, which includes |Y| = N n=1 J n independent data points, must be reduced in order to obtain a tractable model.
Standard macromodeling approaches compute a parametric representation of Y, e.g., as a superposition of some multivariate basis functions, through some fitting process. Such an approach is however hardly scalable to orders N larger than 2 or 3 at most, due to a curse of dimensionality. The approach that we pursue in this paper is aimed at a dimensionality reduction of the tensor Y, by seeking an approximate representation that compresses the dataset before proceeding to any subsequent parametric identification and/or approximation. The process is described for the case N = 2 in Sec. III-A and extended to the general case in Sec. III-B.
A. The two-dimensional case
This scenario applies, e.g., to the case of a single-ended driver with a single power supply. In such case, the two independent variables are the output voltage x 1 = v p and the supply voltage x 2 = v s . A double DC sweep leads to a tensor dataset with order N = 2, which is nothing else than a matrix Y ∈ R J1×J2 , with elements Y j1,j2 . A well-known result in linear algebra states that the optimal approximation of Y with a matrixȲ having fixed rank ρ is provided by the truncated Singular Value Decomposition (SVD)
where Σ = diag{σ 1 , . . . , σ ρ } collects the largest ρ singular values. The columns u n,kn with k n = 1, . . . , ρ of the two (orthogonal) matrices U n ∈ R Jn×ρ for n = 1, 2 collect the corresponding singular vectors. The above approximation minimizes the induced 2-norm of the residual Ȳ − Y 2 and is therefore optimal [4] .
B. The general case
Here, we discuss how to generalize the SVD-based approximation (5) to a generic higher order N > 2. We start by rewriting (5) in the more abstract form
where the operator × n performs matrix multiplication along the n-th direction (here, n = 1 for rows and n = 2 for columns). The generalization of (6) to approximate a given tensor Y with order N > 2 is straightforward [5] , [6] , as
where the orthogonal matrices U n ∈ R Jn×ρn for n = 1, . . . , N multiply the core tensor S ∈ R ρ1×ρ2···×ρN along the n-th direction. Note that, differently from (6), the core tensor S is in general full and can be characterized by a different size ρ n along each direction. The columns u n,kn of each matrix U n can be interpreted as an orthogonal basis of the subspace that approximates the collection all vectors obtained by freezing all indices of Y except along the n-th direction (also called n-th mode fibers). The componentwise expansion of (7) reads
This expression shows that the original tensor Y is represented by a much smaller tensor S with |S| = N n=1 ρ n , plus a collection of N basis sets, each having ρ n vector elements. An effective data compression is achieved if ρ n J n for each direction n. The quality of the approximation can be measured by the Frobenius norm, defined as
The computation of (7) is here performed according to an Alternating Least Squares (ALS) algorithm [5] , which refines an initial estimate of the matrices U n by iterative reprojection of the original tensor along the subspaces available from previous iterations.
C. Static model construction
Once the approximation (7) is available, the components of U n are combined with the corresponding input parameter values to construct a collection of one-dimensional datasets
. . , J n }, with one dataset for each n = 1, . . . , N and k n = 1, . . . , ρ n . A corresponding parametric submodel ϕ n,kn (x n ) is obtained through a piecewise linear interpolation process applied to Ω n,kn , and the approximation to the original map (3) is constructed as ...,kN ϕ 1,k1 (x 1 ) . . . ϕ N,kN (x N ) . (10) This result is an approximation based on one-dimensional submodels, assembled through a multidimensional tensor product, with coefficients available from the core tensor S. Due to the limited number of such coefficients, an equivalent circuit implementation of (10) becomes viable through behavioral voltage-controlled current sources.
IV. RESULTS
In this section, the proposed modeling approach is applied to the output and supply ports of two CMOS devices, a differential driver D A (V DD = 3.3 V) and a single-ended LPDDR3 driver D B (V DD = 1.2 V). The responses of the corresponding transistor-level descriptions obtained by HSPICE are assumed as the reference curves hereafter.
As a first validation test, Figure 2 shows the static characteristic of the current i 1H at the non-inverting output terminal of the differential driver D A , forced to operate in the H state. The three-dimensional surface of Fig. 2 , that also includes the information on the approximation error, clearly highlights the accuracy of the proposed approach, which provides a very accurate representation with a relatively small number of components (8, 8, 6) along each direction (v p1 , v p2 and v s1 ), respectively. The same accuracy level was obtained for all the other current static characteristics.
Following the guidelines reported in [2] , a SPICE macromodel belonging to the class (1) has been synthesized and validated in a realistic transient simulation. The selected validation setup includes the switching driver, terminated at the output ports by a mismatched coupled transmission line structure. The supply port is connected to an ideal V DD battery through a realistic power distribution network described by a lumped equivalent. Figure 3 compares the macromodel to the reference, respectively for the differential voltage at the output ports v d = v p1 − v p2 and for the supply voltage v s1 . The accuracy of the macromodel predictions is excellent. Figure 4 collects a similar comparison for the single-ended driver D B , thus confirming the accuracy of the proposed solution for different device types. The proposed models offer a remarkable simulation speed up (for the latter case, 20× faster than transistor-level models). We conclude that the proposed approch provides a simple yet effective solution for drastic complexity reduction in Signal and Power Integrity co-simulations. 
